North American Network Operators Group

Date Prev | Date Next | Date Index | Thread Index | Author Index | Historical

Re: Broken 3640?

  • From: Neil J. McRae
  • Date: Tue Jun 13 03:36:56 2000

Lock the ports on the switch to 100FD, try a different switch...

> 
> Heres a followup.
> 
> This is a show int on the interface.
> 
> FastEthernet2/0 is up, line protocol is up
>   Hardware is AmdFE, address is 0050.547b.e8c0 (bia 0050.547b.e8c0)
>   Internet address is x.x.x.x/24
>   MTU 1500 bytes, BW 100000 Kbit, DLY 100 usec, rely 255/255, load 5/255
>   Encapsulation ARPA, loopback not set
>   Keepalive set (10 sec)
>   Full-duplex, 100Mb/s, 100BaseTX/FX
>   ARP type: ARPA, ARP Timeout 04:00:00
>   Last input 00:00:00, output 00:00:00, output hang never
>   Last clearing of "show interface" counters never
>   Queueing strategy: fifo
>   Output queue 0/240, 905945 drops; input queue 0/240, 286 drops
>   30 second input rate 3397000 bits/sec, 1750 packets/sec
>   30 second output rate 2246000 bits/sec, 1989 packets/sec
>      55263194 packets input, 4227545542 bytes
>      Received 185916 broadcasts, 0 runts, 0 giants, 286 throttles
>      1158 input errors, 0 CRC, 0 frame, 0 overrun, 0 ignored
>      0 watchdog, 0 multicast
>      0 input packets with dribble condition detected
>      52516038 packets output, 801075852 bytes, 0 underruns
>      0 output errors, 0 collisions, 4 interface resets
>      0 babbles, 0 late collision, 0 deferred
>      0 lost carrier, 0 no carrier
>      0 output buffer failures, 0 output buffers swapped out
> 
> Now, those input errors are not reflected on the switch.
> 
> Also, a show controller fastether 2/0 shows the following:
> 
> Interface FastEthernet2/0
> Hardware is AMD Laguna
> ADDR: 60D7F840, FASTSEND: 6002AEB4, MCI_INDEX: 0
> DIST ROUTE ENABLED: 0
> Route Cache Flag: 1
>  LADRF=0x0080 0x0100 0x0002 0x0000
>  CSR0  =0x00000072, CSR3  =0x00001044, CSR4  =0x0000491D, CSR15=0x00000180
>  CSR80 =0x00009900, CSR114=0x00000000, CRDA  =0x0257CA40, CXDA=0x0257CFE0
>  CSR5  =0x00000001, CSR7  =0x00000820, CSR100=0x0000F000, CSR125=0x00005C3C
>  BCR2  =0x00000000, BCR9  =0x00000001, BCR18 =0x000019E0, BCR22 =0x0000FF06
>  BCR25 =0x000000FF, BCR26 =0x00000080, BCR27 =0x00000010, BCR32=0x00004000
>  HW filtering information:
>   Promiscuous Mode Disabled, PHY Addr Enabled, Broadcast Addr Enabled
>   PHY Addr=0050.547B.E8C0, Multicast Filter=0x0080 0x0100 0x0002 0x0000
>  amdp2_instance=0x60D81170, registers=0x3D000000, ib=0x257C7E0
>  rx ring entries=64, tx ring entries=128
>  rxring=0x257C840, rxr shadow=0x60D81364, rx_head=32, rx_tail=0
>  txring=0x257CC80, txr shadow=0x60D81490, tx_head=54, tx_tail=54, tx_count=0
>  Software MAC address filter(hash:length/addr/mask/hits):
>   0x58:  0  0100.5e00.0006  0000.0000.0000         0
>   0x5B:  0  0100.5e00.0005  0000.0000.0000         0
>   0xC0:  0  0100.0ccc.cccc  0000.0000.0000         0
>  spurious_idon=0, filtered_pak=0, throttled=286, enabled=286, disabled=0
>  rx_framing_err=0, rx_overflow_err=1158, rx_buffer_err=0
>  rx_bpe_err=0, rx_soft_overflow_err=0, rx_no_enp=0, rx_discard=0
>  tx_one_col_err=0, tx_more_col_err=0, tx_no_enp=0, tx_deferred_err=0
>  tx_underrun_err=0, tx_late_collision_err=0, tx_loss_carrier_err=0
>  tx_exc_collision_err=0, tx_buff_err=0, fatal_tx_err=0
>  hsrp_conf=0, need_af_check=0
>  PHY registers:
>   Register 0x00:   2100  784F  2000  5C01  01E1  0000  0000  0000
>   Register 0x08:   0000  0000  0000  0000  0000  0000  0000  0000
>   Register 0x10:   0000  0000  0000  FFFF        0000  0001  8062
>   Register 0x18:   8020  08A0  0000  1800  A3B9
> 
> Note the rx_overflow errors in line with the fe input errors.  They seem
> to coincide with periods of unreachability but, we already replaced the
> card so..
> 
> Jason
> 
> ---
> Jason Slagle - CCNA - CCDA
> Network Administrator - Toledo Internet Access - Toledo Ohio
> - [email protected] - [email protected] - WHOIS JS10172
> -----BEGIN GEEK CODE BLOCK-----
> Version: 3.12 GE d-- s:+ a-- C++ UL+++ P--- L+++ E- W- N+ o-- K- w---
> O M- V PS+ PE+++ Y+ PGP t+ 5 X+ R tv+ b+ DI+ D G e+ h! r++ y+
> ------END GEEK CODE BLOCK------
> 
> 
> 
>